A combinatorial group testing method for FPGA fault location
نویسندگان
چکیده
Adaptive fault isolation methods based on discrepancyenabled pairwise comparisons are developed for reconfigurable logic devices. By observing the discrepancy characteristics of multiple Concurrent Error Detection (CED) configurations, fault isolation is realized without requiring additional test vectors or data coding schemes. Hence the reprogrammability of Field Programmable Gate Arrays (FPGAs) is utilized to examine CED alternatives in succession. Results show that for a reprogrammable device with one million resources, where 50% of the resources are used on an average by the target application, fault isolation can be achieved in as few as 28 iterations. The effect of resource utilization, the number of competing candidate solutions, and the number of unit resources are analyzed and the performance of a halving-based algorithm for fault isolation are quantified.
منابع مشابه
FPGA Bridging Fault Detection and Location via Differential I{DDQ}
Standard IDDQ testing is limited by the ability to distinguish a small fault current from a large background leakage current: this limitation is overcome in FPGAs by differential IDDQ testing. Partitioning of interconnects—dividing the interconnect resources of an FPGA into groups—further increases the detectability of a fault current. Fault location can be achieved by iteratively applying part...
متن کاملLook up Table Based Low Power Analog Circuit Testing
In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the ana...
متن کاملImplementation of Restartable BIST Controller for Fault Detection in CLB of FPGA
Today Field Programmable Gate Arrays (FPGAs) are widely used in many applications. Complicated integrated circuit chips like FPGAs are prone to different types of Faults due to environmental conditions or aging of the device. The rate of occurrence of permanent faults increases with emerging technologies because of increased density and reduced feature size, and hence there is a need for period...
متن کاملt-WISE-BASED MULTI-FAULT INJECTION TECHNIQUE FOR THE VERIFICATION OF SAFETY CRITICAL I&C SYSTEMS
One well-known method for the verification and certification of NPP I&C and other safety critical systems is the fault injection technique (FIT). FIT is based on a design fault injection and vulnerability injection into the software code and the field-programmable gate array (FPGA) design or a physical fault injection into hardware modules. The requirements for FIT for safety critical applicati...
متن کاملFPGA Interconnect Delay Fault Testing
The interconnection network consumes the majority of die area in an FPGA. Presented is a scalable manufacturing test method for all SRAM-based FPGAs, able to detect multiple interconnect delay faults, multiple bridging faults, or both. An adjustable maximum sensitivity to resistive open defects of several kilo-ohms is achieved. A bridging fault that causes a signal transition to occur on at lea...
متن کامل